

1 This application is submitted in the name of the following inventor(s):
2

3 Inventor Citizenship Residence City and State
4 David L. Isaman United States San Diego, California
5

6 The assignee is MetaFlow Technology, Inc., having an office at 4250 Ex-
7 ecutive Square, Suite 300, La Jolla, CA 92037.
8

9 Title of Invention
10

11 Symbolic Store-Load Bypass
12

13 Related Applications
14

15 This application claims priority to copending provisional application num-
16 ber 60/114,295 entitled "Symbolic Store-Load Bypass", filed December 31, 1998, by the
17 same inventor. D.R. 06/114/295
18

19 The inventions described herein can be used in combination or conjunction
20 with inventions described in the following patent applications (2):
21

1 • Application Serial No. 60/114296, Express Mail Mailing No. EE506030698US, filed
2 December 31, 1998, in the name of Anatoly Gelman, titled "Call Return Branch Pro-
3 duction Buffer," assigned to the same assignee, attorney docket number META-013,
4 and all pending cases claiming priority thereof; and

PL 11/1/3

5
6 • Application Serial No. ~~06/114,297~~^{60/114,297}, Express Mail Mailing No. EE506030684US, filed
7 December 31, 1998, in the name of Anatoly Gelman and Russell Schapp, titled
8 "Block-Based Branch Table Buffer," assigned to the same assignee, attorney docket
9 number META-014, and all pending cases claiming priority thereof.

RL 11/1/3

10
11 These applications are hereby incorporated by reference as if fully set forth
12 herein. These applications are collectively referred to herein as "incorporated disclosures".

13
14
15 Background of the Invention

16
17 1. *Field of the Invention*

18
19 This invention relates to microprocessor design.

20
21

1 2. *Related Art*

2
3 In microprocessors employing pipelined architecture, it is desirable to be in
4 the process of executing as many instructions as possible, so that each element of the
5 pipeline is maintained busy. However, some instructions, such as instructions that load
6 data from external memory or stage data into external memory, must generally be exe-
7 cuted in their original sequence order, so as to avoid the external memory ever being in
8 an incorrect state. Moreover, when such instructions refer to identical external memory
9 locations, where is no particular need to wait for the actual external memory operations to
10 complete, as the identical data is already available for the processor to operate with.

11
12 One problem in the known art is that determining whether two different in-
13 structions refer to the identical location in external memory generally requires computing
14 the actual external memory address referenced by each of the two different instructions.
15 This prolongs when the determination can be made, because it requires time (and typi-
16 cally, a pipeline stage) to actually compute the referenced external memory addresses.

17
18 Accordingly, it would be advantageous to provide a technique for operating
19 a pipelined microprocessor more quickly, by detecting instructions that load from identi-
20 cal memory locations as were recently stored to, without having to actually compute the
21 referenced external memory addresses. In a preferred embodiment, the microprocessor
22 examines the symbolic structure of instructions as they are encountered, so as to be able

Sub
n2 1 to detect identical memory locations by examination of their symbolic structure. For ex-
2 ample, instructions that store to and load from an identical offset from an identical regis-
3 ter are determined to be referencing the identical memory locations, without having to
4 actually compute the complete physical target address.

5

6 Summary of the Invention

7

8 The invention provides a method and system for operating a pipelined mi-
9 croprocessor more quickly, by detecting instructions that load from identical memory lo-
10 cations as were recently stored to, without having to actually compute the referenced ex-
11 ternal memory addresses. The microprocessor examines the symbolic structure of in-
12 structions as they are encountered, so as to be able to detect identical memory locations
13 by examination of their symbolic structure. For example, in a preferred embodiment, in-
14 structions that store to and load from an identical offset from an identical register are de-
15 termined to be referencing the identical memory location, without having to actually
16 compute the complete physical target address.

17

18 ///

19 ///

20 ///

1 Brief Description of the Drawings

2

3 Figure 1 shows a block diagram of a system in a pipelined microprocessor
4 for detecting identical locations referenced by different load and store instructions.

5

6 Figure 2 shows a process flow diagram of a method for operating a system
7 in a pipelined microprocessor for detecting identical locations referenced by different
8 load and store instructions.

9

10 Detailed Description of the Preferred Embodiment

11

12 In the following description, a preferred embodiment of the invention is de-
13 scribed with regard to preferred process steps and data structures. Embodiments of the
14 invention can be implemented using circuits in a microprocessor or other device, adapted
15 to particular process steps and data structures described herein. Implementation of the
16 process steps and data structures described herein would not require undue experimenta-
17 tion or further invention.

18

19 ///

20 ///

21 ///

22 ///

1 *System Elements*

2

3 Figure 1 shows a block diagram in a pipelined microprocessor for detecting
4 identical locations referenced by different load and store instructions.

5

6 A microprocessor 100 includes a sequence of pipeline stages, including an
7 instruction fetch state 110, an instruction decode state 120, an address computation state
8 130 and an instruction execution state 140. In a preferred embodiment, the pipeline
9 stages of the microprocessor 100 operate concurrently on sequences of instructions 151 in
10 a pipelined manner. Pipeline operation is known in the art of microprocessor design.

11
12
13
14
15
16
17
18
19

20 In operation, the microprocessor 100 is coupled to an instruction memory
21 150 which includes a plurality of instructions 151, at least some of which are memory
22 load or store instructions. In a preferred embodiment, the instruction memory 150 in-
cludes a random access memory. Memory caching operations can be performed either by
the instruction memory 150, input and output elements of the microprocessor 100, or
both. Memory caching operations, as well as other aspects of reading and writing mem-
ory locations, are known in the art of computer memories and so are not further described
herein.

20 *SUB A3*

21 The microprocessor 100 reads a sequence of instructions 151 from the in-
22 struction memory 150 using the instruction fetch stage 110 (and including any associated

Sub
A3
memory read or write elements in the microprocessor 100). In a preferred embodiment,
2 the input instruction buffer 110 includes a plurality of instructions 151 from the instruc-
3 tion memory 150, but there is no particular requirement therefore.

4

5 The instruction fetch stage 110 couples the instructions to the instruction
6 decode state 120.

7

8 The instruction decode stage 120 parses the instructions 151 to determine
9 what types of instructions 151 they are (such as instructions 151 that load data from ex-
10 ternal memory or store data to external memory). As part of the parsing instructions 151,
11 and in addition to determine what operations the instructions 151 command the micro-
12 processor 100 to perform, the instruction decode stage 120 determines the syntax of any
13 addresses in the external memory that the instructions 151 refer to as operands.

14
15 For example, an instruction that loads data from external memory has a
16 format that refers to the specific location in external memory from which to load the data.
17 The format can include a base address value and an offset address value, which are to be
18 added to compute the effective reference address of the instruction 151. The base address
19 value can be a constant value or specify a value found in an internal register of the micro-
20 processor 100. Similarly, the offset address value can be a constant value or specify a
21 value found in an internal register of the microprocessor.

22

Sub
A4

Similarly, an instruction that stores data to external memory has a format

2 that refers to the specific location in external memory from which to store the data. The
3 format can similarly include a base address value and an offset address value, which are
4 used to compute the effective reference address of the instruction 151.

5

6 The instruction decode stage 120 couples the parts of the instruction 151,
7 including information about the base address value and the offset address value, to the
8 address computation stage 130.

9

10 The address computation stage 130 receives the base address value and the
11 offset address value, and computes the effective reference address of the instruction 151.

12

13 The instruction decode stage 120 couples the parts of the instruction 151,
14 including information about what operations the instructions 151 command the micro-
15 processor 100 to perform, and what the syntax of any addresses the instructions 151 refer
16 to as operands, to the instruction execution stage 140. The address computation stage 130
17 couples the effective reference address of the instruction 151, to the instruction execution
18 stage 140.

19

20 The instruction decode stage 120 includes a symbolic load-store bypass
21 element 121. The bypass element 121 examines the parts of the instruction 151, includ-
22 ing information about what operations the instructions 151 command the microprocessor

1 100 to perform. If these operations are to load data from external memory, or to store
2 data to external memory, the bypass element 121 further examines the syntax of any ad-
3 dresses 151 refer to as operands.

4

5 If the operand addresses the instructions 151 refer to include identical base
6 address values and offset address values, the bypass element 121 generates a bypass sig-
7 nal indicating that the instructions 151 refer to the same location in external memory.

8

9 When the bypass signal is generating, the address computation stage 130,
10 does not have to compute the actual effective address for the microprocessor 100 to act on
11 the knowledge that the instructions 151 refer to identical locations in external memory.

12

13 For example, suppose that a first instruction 151 to store data refers to a lo-
14 cation in external memory determined as (contents of register A) + (fixed offset value B),
15 and a second instruction 151 to load data refers to the same location in external memory
16 determined as (contents of register A) + (fixed offset value B), where A and B are identi-
17 cal. In this case, the microprocessor 100 can proceed with the knowledge that the first
18 (store) instruction 151 and the second (load instruction) 151 refer to the same location.
19 Since the second (load) instruction 151 is going to read the same data from external
20 memory that the first (store) instruction 151 put there, the microprocessor 100 can pro-
21 ceed by using that data from an internal register, rather than waiting for external memory
22 to complete actual store and load operations.

Sub P

Although the actual first (store) instruction 151 would be physically per-

2 formed and completed by external memory, the microprocessor 100 can proceed without
3 physically performing the second (load) instruction 151. Instead, the microprocessor 100
4 can use the identical data from it's internal register, thus removing a relative delay in mi-
5 croprocessor 100 operation.

6

7 *Method of Operation*

8

9 Figure 2 shows a process flow diagram of a method for operating a system
10 in a pipelined microprocessor for detecting identical locations referenced by different
11 load and store instructions.

12

13 A method 200 is performed by the microprocessor 100, including its se-
14 quence of pipeline stages. In a preferred embodiment, as many steps of the method 200
15 are performed concurrently in a pipelined manner. Pipeline operation is known in the art
16 of microprocessor design.

17

18 At a flow point 210, microprocessor 100 is coupled to an instruction mem-
19 ory 150, which includes a plurality of instructions 151, and is ready to perform those in-
20 structions 151. At least some of those instructions 151 are memory load or store instruc-
21 tions.

22

1 At a flow point 211, the microprocessor reads a sequence of instructions
2 151 from the memory 150 using the instruction fetch stage 110 (and including any associ-
3 ated memory read or write elements in the microprocessor 100).

4

5 At a step 212, the instruction fetch stage 110 couples the instructions 151 to
6 the instruction decode stage 120.

7

8 At a step 213(a), the instruction decode stage 120 parses the instructions
9 151 to determine whether they are instructions 151 that load data from external memory
10 or store data to external memory.

11

12 At a step 213(b), the instruction decode stage 120 determines the syntax of
13 any addresses in the external memory that the instructions 151 refer to as operands.

14

15 At a step 214, the bypass element 121 examines the parts of the instruction
16 151, including information about what operations the instructions 151 command the mi-
17 croprocessor 100 to perform. If these operations are to load data from external memory,
18 or to store data to external memory, the method continues with the step 215. If these op-
19 erations are otherwise, the method continues with the step 221.

20

21 In a step 215, a record of the symbolic operands of the store operations to
22 external memory is stored in a table that is indexed by the instruction ID.

1 In a step 216, each load instruction's operands are compared against both
2 the store instructions being issued in the ongoing clock cycle and those of all unretired
3 store instructions. By storing the record of these operations for comparison, there is a
4 much higher probability of detecting a useful bypass in subsequent steps where the bypass
5 element 121 further examines the syntax of any addresses the instructions 151 refer to as
6 operands.

7
8 At a step 217, the bypass element 121 determines whether the operand ad-
9 dresses that the instructions 151 refer to include identical base address values and offset
10 address values. If so, the bypass element 121 generates a bypass signal indicating that the
11 instructions 151 refer to the same location in external memory. If not, the bypass element
12 121 does not generate a bypass signal. (In alternative embodiments, the bypass element
13 121 may generate an inverse bypass signal). If the bypass element 121 generates a bypass
14 signal, the method 200 proceeds with the step 216. If not, the method 200 proceeds with
15 the step 221.

16
17 At a flow point 220, the bypass signal having been generated, the micro-
18 processor 100 can act on the knowledge that the instructions 151 refer to identical loca-
19 tions in external memory. For example, if a first (store) instruction 151 and a second
20 (load) instruction 151 refer to identical locations in external memory, the microprocessor
21 100 can proceed by using data to be transferred by those instructions 151 from an internal

1 register. The microprocessor 100 does not have to wait for external memory to complete
2 actual store and load operations.

3

4 At a step 221, the instruction decode stage 120 couples the parts of the in-
5 struction 151, including information about the base address value and the offset address
6 value to the address computation stage 130.

7

8 At a step 222, the address computation stage 130 receives the base address
9 value and the offset address value, and computes the effective reference address of the
10 instruction 151.

11

12 At a step 223, the instruction decode stage 120 couples the parts of the in-
13 struction 151, including information about what operations the instructions 151 command
14 the microprocessor 100 to perform, and what the syntax of any address the instructions
15 151 refer to as operands, to the instruction execution stage 140.

16

17 At a step 224, the address computation stage 130 couples the effective ref-
18 erence address of the instruction 151, to the instruction execution stage 140.

19

20 At a step 225, the first (store) instruction 151 is physically performed and
21 completed by external memory.

22

At a step 226(a), if the bypass signal was generated, the microprocessor 100 proceeds without physically performing the second (load) instruction 151. Instead, the microprocessor 100 can use the identical data from it's internal register, thus removing a relative delay in microprocessor 100 operation.

5
6 Alternatively, at a step 226(b), if the bypass signal was not generated, or in
7 if an inverse bypass signal was generated, second (load) instruction 151 is physically per-
8 formed and completed by external memory.

1 *Alternative Embodiment*

2

3 Although preferred embodiments are disclosed herein, many variations are
4 possible which remain within the concept, scope and spirit of the invention, and these
5 variations would become clear to those skilled in the art after perusal of this application.

100% 100% 100% 100% 100% 100% 100% 100%
100% 100% 100% 100% 100% 100% 100% 100%